MODEL DAN SIMULASI PERBANDINGAN PROTOTYPE RANGKAIAN DIGITAL HALF ADDER ALU STANDAR DENGAN INOVASI RANGKAIAN DIGITAL HALF ADDER ALU

Helmi Fauzi Siregar, Muhammad Dedi Irawan

Abstract


Abstract - This research was conducted to model and simulate the Half Adder system. This system is designed by analyzing the descriptive method, and the comparative method. After analysis, modeling is done with UML (Unified Modeling Language) and hardware design based on microcontroller can be programmed using CodeVisionAVR-C software. The results of this study are a standard prototype Half ALU ALTER Adder system that uses XOR, AND, OR gates with ALU Half Adder system innovation using NAND and NOR gates.

Keywords - Half Adder, Prototype, XOR, AND, OR, NAND, NOR


Full Text:

PDF

References


Mathius Nugroho. 2015. Rangkaian Adder Dengan Seven Segment. Skripsi. Fakultas Teknologi Industri Universitas Internasional, Batam

Kurniawan, Fredly.2005. Jurnal Sistem Digital Konsep Dam Aplikasi Volume 3.Yogyakarta: Gava Media

Abdul Jabar. (2011). “Pemodelan dan Simulasi Dinamis Pendeteksi Dini Gempa Pada Gedung “. Universitas Putra Indonesia YPTK Padang : Tesis M.Kom.

Law, A. and Kelton W., 2000, “Simulation Modelling and Analysis”, 3rd, Mc Graw-Hill.

Martin Fowler. (2005). “UML Distilled.” 3th. Ed. A Brief Guide to the Standard Object Modelling Language : Andi. 151




DOI: https://doi.org/10.36294/jurti.v2i1.414

Refbacks

  • There are currently no refbacks.


Copyright (c) 2018 JURNAL TEKNOLOGI INFORMASI



JurTI (Jurnal Teknologi Informasi) terindex :

 

JurrTI (Jurnal Teknologi Informasi)

Program Studi Program Studi Teknik Informatika, Fakultas Teknik, Universitas Asahan.

Jl. Jend. Ahmad Yani, Kisaran – 21224  – Sumatera Utara

Telp/WA : 082370952109 - 081268777854

E-Mail : jurtischolar@gmail.com

JurTI (Jurnal Teknologi Informasi) s licensed under a Creative Commons Attribution-ShareAlike 4.0 International License